PTO/SB/08a (08-03)
Approved for use through 07/31/2006. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Sheet 1 of 2

Complete if Known	
Application Number	09/961,202
Filing Date	September 24, 2001
First Named Inventor	Baruch SOLOMON
Art Unit	2186
Examiner Name	Zhuo H. Li
Attorney Docket Number	02207/12173

U.S. PATENT DOCUMENTS

Examiner Initials*	Cite No.[1]	Document Number: Number - Kind Code[2] (*if known*)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
ZL		US-6,535,959	03-18-03	Ramprasad et al.	
		US-6,507,921	01-14-03	Buser et al.	
		US-6,427,188	07-30-02	Lyon et al.	
		US-6,351,844	02-2002	Bala	
		US-6,339,822	01-15-02	Miller	
		US-6,279,103	08-21-01	Warren	
		US-6,233,678	05-15-01	Bala	
		US-6,216,200	04-10-01	Yeager	
		US-6,189,140	02-13-01	Madduri	
		US-6,185,675	02-06-01	Kranich et al.	
		US-6,076,144	06-2000	Peled et al.	
		US-6,073,213	06-2000	Peled et al.	
		US-5,974,538	10-26-99	Wilmot, II	
		US-5,966,541	10-12-99	Agarwal	
		US-5,924,092	07-1999	Johnson	
		US-5,913,223	06-15-99	Sheppard et al	
		US-5,889,999	03-30-99	Breternitz, Jr., et al.	
		US-5,461,699	10-24-95	Arbabi et al.	
V		US-4,575,814	03-11-86	Brooks, Jr., et al.	

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Cite No.[1]	Foreign Patent Document: Country Code[3] – Number[4] - Kind Code[5] (*if known*)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	English Abstract

Examiner Signature	Zhuo Li	Date Considered	12/6/04

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Sheet 2 of 2

Complete if Known	
Application Number	09/961,202
Filing Date	September 24, 2001
First Named Inventor	Baruch SOLOMON
Art Unit	2186
Examiner Name	Zhuo H. Li
Attorney Docket Number	02207/12173

NON PATENT LITERATURE DOCUMENTS

Examiner Initials *	Cite No.[1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T[2]
ZL		Conte et al, "Optimization of Instruction Fetch Mechanisms for High Issue Rates," *Proceedings of the 22nd Annual Int'l. Symposium on Computer Architecture*, June 22-24, 1995, Santa Margherita Ligure, Italy, pp. 333-344.	
		Dutta et al, "Control Flow Prediction with Tree-Like Subgraphs for Superscalar Processors," *Proceedings of the 28th Int'l. Symposium on Microarchitecture*, Nov. 29-Dec. 1, 1995, Ann Arbor, MI, pp. 258-263.	
		Hennessy et al., *Computer Organization and Design: the hardware/software interface*, 2nd Edition, Morgan Kaufmann Publishers, San Francisco, CA, 1998, p. 570.	
		Johnson, Mike, *Superscalar Microprocessor Design*, PTR Prentice-Hall, Englewood Cliffs, New Jersey, 1991, Chapter 10, pages 177-202.	
		Jourdan et al, "eXtended Block Cache," Intel Corporation, Intel Israel, Haifa, 31015, Israel, pages 1-10.	
		McFarling, Scott, "Combining Branch Predictors," June 1993, WRL Technical Note TN-36, Digital Western Research Laboratory, Palo Alto, CA, 25 pp.	
		Michaud et al, "Exploring Instruction-Fetch Bandwidth Requirement in Wide-Issue Superscalar Processors," *Proceedings of the 1999 Int'l. Conference on Parallel Architectures and Compilation Techniques*, Oct. 12-16, 1999, Newport Beach, CA, pp. 2-10.	
		Patel et al, "Improving Trace Cache Effectiveness with Branch Promotion and Trace Packing," *Proceedings of the 25th Annual Int'l. Symposium on Computer Architecture*, June 27-July 1, 1998, Barcelona, Spain, pp. 262-271.	
		Reinman et al, "A Scalable Front-End Architecture for Fast Instruction Delivery," *Proceedings of the 26th Int'l. Symposium on Computer Architecture*, May 2-4, 1999, Atlanta, GA, pp. 234-245.	
		Rotenberg et al, "Trace Processors," *Proceedings of 30th Annual IEEE/ACM International Symposium on Microarchitecture*, December 1, 1997, Research Triangle Park, NC, pp. 138-148.	
		Solomon et al., "Micro-Operation Cache: A Power Aware Frontend for Variable Instruction Length ISA," *ISLPED '01*, August 6-7, 2001, Huntington Beach, CA, pp. 4-9.	
		Seznec et al, "Multiple-Block Ahead Branch Predictors," *Proceedings of the 7th Int'l. Conference on Architectural Support for Programming Languages and Operating Systems*, Oct. 1-4, 1996, Cambridge, MA, pp. 116-127.	
✓		Yeh et al, "Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache," *Proceedings of the 7th Int'l. Conference on Supercomputing*, July 1993, Tokyo, Japan, pp. 67-76.	

Examiner Signature	Zhuo Li	Date Considered	12/6/04

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. [1] Applicant's unique citation designation number (optional). [2] See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. [3] Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). [4] For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. [5] Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. [6] Applicant is to place a check mark here if English language Translation is attached.

Please type a plus sign (+) inside this box → [+]

PTO/SB/08A (08-00)
Approved for use through 10/31/2002. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet	1	of	1

Complete if Known	
Application Number	Not assigned
Filing Date	September 24, 2001
First Named Inventor	SOLOMON et al
Group Art Unit	Not assigned
Examiner Name	Not assigned
Attorney Docket Number	2207/12173

J1002 U.S. PTO 09/961202 09/24/01

US Pub. # 2002/0078327

U.S. PATENT DOCUMENTS

Examiner Initials *	Cite No.[1]	U.S. Patent Document Number	Kind Code[2] (if known)	Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
ZL		Serial No. ~~09/738,089~~		Jourdan et al	Filed 12-14-00	
ZL		5,381,533		Peleg et al	Jan. 10, 1995	

OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials *	Cite No.[1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T[2]
ZL		Bellas et al, "Architectural and Compiler Techniques for Energy Reduction in High Performance Microprocessors", *IEEE Transactions on VLSI Systems*, Vol. 8, No. 3, June 2000	
		Black et al, "The Block-Based Trace Cache", Proceedings of the 26th Intl. Symposium on Computer Architecture, IEEE Computer Society TCCA, ACM SIGARCH, Atlanta, Georgia, May 2-4, 1999	
		Friendly et al, "Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism", 30th Annual IEEE/ACM Intl. Symposium on Microarchitecture, Research Triangle Park, North Carolina, December 1-3, 1997	
		Intrater et al, "Performance Evaluation of a Decoded Instruction Cache for Variable Instruction-Length Computers", 19th Annual Intl. Symposium on Computer Architecture, Gold Coast, Australia, May 19-21, 1992	
		Jacobson et al, "Path-Based Next Trace Prediction", 30th Annual IEEE/ACM Intl. Symposium on Microarchitecture, Research Triangle Park, North Carolina, December 1-3, 1997	
		Manne et al, "Pipeline Gating: Speculation Control for Energy Reduction", Proceedings, 25th Annual Intl. Symposium on Computer Architecture, IEEE Computer Society Tech. Comm. on Computer Architecture, ACM SIGARCH, Barcelona, Spain, June 27-July 1, 1998	
		Glaskowsky, Peter N., "Pentium 4 (Partially) Previewed", *Microprocessor Report*, Vol. 14, Archive 8, pp. 1, 11-13, August 2000	
		Papworth, David B., "Tuning the Pentium Pro Microarchitecture", *IEEE Micro*, IEEE Computer Society, Vol. 16, No. 2, April 1996	
		Upton, Michael, "The Intel Pentium® 4 Processor", http://www.intel.com/pentium4, October 2000	
		Rotenberg et al, "Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching", Proceedings, 29th Annual IEEE/ACM Intl. Symposium on Microarchitecture, MICRO-29, IEEE Computer Society Tech. Comm. on Microprogramming and Microarchitecture, Assn. for Computing Machinery SIGMICRO, Paris, France, December 2-4, 1996	
		Jourdan et al, "eXtended Block Cache, Proceedings 6th Intl. Symposium on High-Performance Computer Architecture HPCA-6, Toulouse, France, Jan. 8-12, 2000	

Examiner Signature	Zhuo Li	Date Considered	12/06/04

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Unique citation designation number.